Abstract-Argon implantation of n-type SiC substrates prior to epitaxial growth of AlGaN/GaN HFETs stacks is used to decrease the vertical leakage to the conductive substrate. Normally-off p-GaN gate transistors with AlGaN-buffer and with iron-doped GaN-buffer were analyzed. The device OFF-state drain leakage was reduced for high drain voltages > 400 V and the maximum breakdown strength was increased from 520 to 880 V for iron-doped GaN-buffer devices. Static device characteristics and the dynamic ON-state resistance of devices fabricated on pre-implanted SiC substrates are not degraded. High Resolution X-ray Diffraction (HRXRD) analysis confirms in coincidence that the GaN buffer defect density is not increased. Substrate implantation is thus beneficial for low-leakage high-voltage GaN devices on n-type SiC substrates.
I. INTRODUCTION
G AN-based transistors are considered as promising candidates for power switching due to their high V Br /R ON ratio and low switching losses. The lateral devices take benefit from the small gate charge and the high mobility and electron density in the 2-D electron gas (2-DEG) generated at the hetero-interface between the AlGaN barrier layer and the GaN channel layer. These structures are efficiently grown by MOCVD on substrates like SiC, sapphire, or Si. There is currently a considerable effort to realize high quality epitaxial GaN-based layers on silicon substrates due to the low costs, high material quality, and large available diameters of these wafers [1] , [2] . Target is the realization of competitive GaN-based power switches in terms of both, performance and cost. However, GaN hetero-epitaxy on SiC substrates, currently available up to 6" diameter, has the advantage of less lattice mismatch during epitaxial growth, yielding lower defect densities and a ∼3× higher substrate heat conductivity when compared to Si substrates. Heat removal from the active transistor areas is thus more efficient for SiC-based GaN power-switches. GaN-on-Si-wafers in general show a conductive Si-layer close to the (Al) GaN interface [3] , [4] . The vertical electrical isolation of the (Al) GaN-based layers is thus an upper limit of the maximum blocking voltage for GaN-on-Si-based power switches [5] . Semi-isolating SiC substrates (s.i. SiC) with compensation doping and resistivities ≥ 0.1 M cm are available. They sufficiently block vertical leakage paths from the GaN-transistor drain to the substrate bottom or back to the transistor's source. Then, the vertical blocking of the GaN-based layers is no longer limiting the maximum device blocking voltage and the microscopic nature of the (Al) GaN buffer can be optimized according to other demands, e.g., reducing any increased dynamic ON-state resistance after switching from high OFFstate bias [6] .
However, a smaller number of wafers can be gained from a grown s.i. SiC boule when compared to an n-type SiC boule, consequently leading to a ∼ 3× higher price for s.i. SiC wafers. In comparison, the costs of the n-type SiC substrates are significantly less and may thus justify high-end GaN switches with high demands on device reliability and cooling efficiency. Similarly to Si, conductive SiC substrates again require a good concept for the vertical isolation.
Here, we present a method that splits up the vertical voltage drop between the (Al) GaN-based layers and the upper layers of the SiC substrate. The upper few hundred nm of the SiC substrate become Ar-implanted, rendering these layers isolating. Deep compensating levels in SiC can be generated by acceptor-type ion implantation but also by defects due to inert ion implantation [7] . These defects still remain present after temperature treatments similar to (Al) GaN MOCVD growth conditions. In He-implanted n-type 4H-SiC, a room temperature resistivity of 1 M cm was measured after 10 min of annealing at 1400°C [8] . The residual conductivity showed temperature activation and 0.1 M cm was obtained at 250°C ambient. Ar-implantation was used in [9] to successfully implement planar edge terminations in HV SiC Schottkydiodes. High-energy electron irradiation of n-type SiC converts it to isolating by generating Z 1/2 and EH 6/7 centers in the SiC material with respective trap depths of 0.65 and 1.55 eV [10] . Both centers are related to C-vacancies.
For two different epitaxial (Al) GaN-layer systems, one based on an AlGaN buffer and one based on an Fe-doped GaN buffer (GaN:Fe), the impact of the pre-epi Ar-implantation of the n-SiC substrates on the device blocking strength and on other static and dynamic device parameter is studied and compared to devices on nonimplanted substrates. Normallyoff high-voltage HFETs in p-GaN gate technology [11] were processed on these wafers for this purpose. An increase in blocking strength is demonstrated for devices on the pre-epiimplanted wafers. Other static and dynamic device properties do not significantly change due to the substrate implantation.
II. DEVICE FABRICATION

A. Substrate Implantation and Epitaxial Growth
3 n-type-doped 4H-SiC wafers with a resistivity of 0.4 cm were used. Two of the four wafers were implanted with Ar + before growth of the GaN-based heterostructures. Implantation energies of 30, 80, 160, and 360 keV with respective doses of 0.6e13, 1.5e13, 3.0e13, and 6.0e13 cm −2 were used. The selection of energy and dose levels enables a homogeneous implantation density of ∼10 18 Ar ions for the upper 300 nm of the SiC substrate. The design parameters were determined by Monte-Carlo simulations of the implantation process [12] . The required dose and energy levels for optimum isolation were determined experimentally in separate experiments [13] . It was concluded from these experiments that the implanted n-SiC layers have a close-to-ideal blocking strength of ∼3 MV/cm. Optimized implantation conditions avoid any conductive layers, either by insufficient damage or such strong damage that hopping conduction paths [8] might reduce the resistive nature of the implanted SiC layers.
Two epitaxial (Al) GaN-layer systems for normally-off high-voltage power switches were studied, one based on an AlGaN buffer and one based on an Fe-doped GaN buffer (GaN:Fe). For each of both buffer types, one n-SiC wafers with pre-epi Ar-implantation and one nonimplanted n-SiC wafer were (Al) GaN-overgrown in the same growth run in a multiwafer MOCVD reactor. There was no special pre-treatment of the implanted and nonimplanted substrates before MOCVD growth. The maximum growth temperature in the reactor was 1150°C. This growth condition thus also acts as annealing step for the Ar-implanted substrate layers.
The AlGaN buffer structure consists of an AlN wetting layer, a 3.5-μm thick Al 0.05 Ga 0.95 N buffer, a 35-nm thick uid GaN channel, a 14-nm thick Al 0.23 Ga 0.77 N barrier, and a 100-nm thick Mg-doped p-type GaN layer. For the GaN:Fe buffer structure, the AlGaN buffer and the uid GaN channel was replaced by a 3.2-μm thick GaN buffer where the lower parts are Fe-doped. Both, the AlGaN buffer and the GaN:Fe buffer were introduced to confine the electrons to the 2-DEG Required voltage to force a vertical leakage current of 1 mA/mm 2 from source to drain. Substrate is floating. Wafer distribution with box-plots is shown.
channel beneath the AlGaN barrier and to suppress punchthrough at OFF-state and high drain bias [14] .
B. Device Processing
Normally-off GaN-HFET devices with p-GaN gate [11] were identically processed on all four wafers. The top p-GaN layer acts as gate for transistor normally-off characteristic. All remaining p-GaN areas are selectively removed from the wafer surface by dry-etching. RTP annealing of any etch damage was done at 500°C. Ohmic source and drain contacts consist of a Ti/Al/Mo/Au metallization, annealed at 830°C and yielding contact resistances < 0. 4 mm. Au-Ni ohmic contact formation on top of the p-type GaN gates was done at 530°C annealing temperature. The devices were isolated against each other by means of nitrogen implantation and then SiNx-passivated. After Au-based inter-connect metallization, the devices were fully passivated with 10-μm thick BCB. To prevent surface sparking at high voltage levels, the BCB layer was opened at the electrical terminals only. Pattern definition was done by i -line stepper optical lithography. The gate length is 1.4 μm and the source-gate separation is 1.0 μm. The gate-drain distance is d GD = 15 μm if not stated otherwise. Device characteristics were taken from two-finger transistors with 2.1 mm gate width, expect for the breakdown strength characterization, which was done on smaller, 0.25-mm wide devices.
III. RESULTS
A. Vertical Leakage
The vertical leakage current was measured by applying a negative or positive bias to a circular ohmic metal pad, similar to a transistor source or drain contact, with 300 μm diameter on top of the wafer while the metalized backside of the substrate was positioned on the grounded chuck of a wafer prober. This structure was surrounded by isolation-implanted semiconductor material. The IV-scans started at 0 V and were done up to a maximum current of 0.1 mA (corresponding to 1.4 mA/mm 2 current density) on separate test-structures for positive and negative voltage scans, respectively. This guaranties for both polarities scans on nondegraded material. The required voltage for 1 mA/mm 2 leakage current density is significantly increased by the Ar-implantation for both polarities and both epitaxial stacks. While the vertical blocking in the positive branch is increased from ∼50 to ∼150 V by the implantation, blocking at negative polarity is much larger and increased from ∼400 to > 600 V for both epitaxial stacks. To force a 1 mA/mm 2 vertical current path from drain via the substrate to source, the required drain-source voltage for both epitaxial stacks increases from V block ∼ 500 V for the nonimplanted substrates to V block ∼ 850 V for the Ar-implanted substrates, see Fig. 2 . The vertical current increases continuously with voltage for both AlGaN-buffer wafers and for the Ar-implanted GaN:Fe-buffer wafer. But for the nonimplanted GaN:Fe-buffer wafer, the vertical current at negative bias increases above ∼10 μA/mm 2 in a sudden breakthrough-like step up to the instrument current compliance of 1.4 mA/mm 2 .
B. Static Device Characterization
DC characteristics of processed normally-off transistors with 2.1 mm gate width and d GD = 15 μm were measured on the wafers. Fig. 3 shows the transfer characteristics of 60 devices across the wafer with Ar-implantation and AlGaNbuffer epi stack. A threshold voltage of V th ∼ 1 V can be extracted. The scatter of the device currents across the wafer is low. The logarithmic representation of the transfer characteristics and the gate currents in Fig. 3 show low OFF-state leakages < 10 nA/mm for the closed transistors and remaining drain leakages of < 10 μA/mm at V GS = 0 V. The devices are open at V GS = 6 V, where the drain current is 0.3 A/mm. At this gate voltage, the gradual opening of the pin-type gate diode drives a gate current of ∼4 μA/mm. Fig. 4 compares the wafer median of the transfer characteristics for Ar-implanted and nonimplanted substrates with both AlGaN buffer wafers and Room temperature electron mobility, µ e , and electron concentration, n e , in the 2DEG of the four wafers. both GaN:Fe buffer wafers in Fig. 4 . Only minor differences in parameters like ON-state current, OFF-state leakage, threshold voltage, and sub-threshold slope can be detected for the Ar-implanted and nonimplanted substrates. For V GS = 6 V, the median ON-state resistance for the nonimplanted and the implanted AlGaN buffer wafers is R ON = 16.5 mm and R ON = 16.7 mm, respectively. With R ON = 12.5 mm and R ON = 12.6 mm for the nonimplanted and Ar-implanted wafer, respectively, also both GaN:Fe buffer wafers show very similar distributions of R ON , see Fig. 5 . Both GaN:Febuffer wafers show a significantly lower ON-state resistance than both AlGaN-buffer wafers. This is in coincidence with the respective 2-DEG sheet resistances. The median values for the AlGaN-buffer wafers are 755 and 690 /sqr for the nonimplanted and Ar-implanted wafers, respectively. In contrast, the median values for the GaN:Fe-buffer wafers are only 590 and 585 /sqr for the nonimplanted and Ar-implanted wafers, respectively. Also, in coincidence with the different sheet resistances, the threshold voltage of both GaN:Fe-wafers is lower than for the AlGaN-buffer wafers (Fig 4) . Mobility and 2-DEG electron density data for the four wafers were obtained from room temperature Hall-measurements on the hetero-structures with removed p-GaN layer, see Table I . Both, electron mobility and electron concentration data are higher for both GaN:Fe buffer wafers as compared to the AlGaN buffer wafers. There is a nonsignificant reduction in mobility (∼−1%) and electron density (∼−5%) for both implanted wafers when compared to the nonimplanted ones.
The scaling of the breakdown strength with the gate-drain distance d GD was investigated on test transistors with 0.25 mm gate width. The gate was biased with V GS = −2 V to eliminate any residual current caused by a not fully closed gate. Then the drain bias was increased until either the gate current or the drain current exceeded 1 mA/mm. The according V DS is considered as breakdown voltage V Br . The substrate potential (Fig. 6) .
The wafer median of the OFF-state leakage currents for d GD = 18 μm is compared in Fig. 7 for all four wafers. For both epitaxial structures, I DS for the Ar-implanted and nonimplanted substrates is similar up to V DS ∼ 400 V. At higher V DS , the increase of I D with V DS is less for the Ar-implanted wafers when compared to the nonimplanted wafers with the same epitaxial structure. The gate leakage current I G is generally lower than I D as it has previously demonstrated for p-GaN gate HFETs [11] . In particular, I G does not follow the increased slope of I D (V DS ) above V DS ∼ 400 V for all four wafers.
C. Dynamic Device Characterization
An increase in dynamic ON-state resistance (dyn. R ON ) immediately after switching from high-bias OFF-state condition is often observed in GaN-HFETs: trap states in the (Al) GaN-based semiconductor stack or the semiconductor surface are considered as root cause for this effect [6] . To check for a signature of any Ar-implantation-related buffer traps, pulsed ON-state IV curves (V GS = 6 V) were taken at 0.2 and 2 μs after OFF-state bias stress for devices with d GD = 15 μm and 0.25-mm gate width. The dynamic R ON after an OFF-state bias condition of V DSbias = 65 V and V GSbias = −2 V was determined and set into relation to the The increase in dyn. R ON for the AlGaN-buffer wafers 0.2 μs after OFF-state stress is 50%-80% and drops to 30%-40% at 2 μs after OFF-state stress, see Fig. 8 . There are slightly higher values with the 0.2 μs pulses for the Arimplanted wafer but it would be hard to consider them as significant. Furthermore, the effect is not seen for the 2 μs pulses. The increase of dyn. R ON for the GaN:Fe-buffer wafers is with 30%-50% for the 0.2 μs pulses and 20%-30% for the 2 μs pulses lower than for the AlGaN-buffer wafers. Again, the higher values are from the Ar-implanted wafer but the difference in-between the wafers is close to the data scattering over the wafer.
IV. DISCUSSION
A. p-GaN Gate Transistor Characteristics
On 3 n-type SiC substrates, normally-off AlGaN/GaN HFETs in p-GaN gate technology were processed. With a threshold voltage of V th = 1 V they are clearly normallyoff. The devices allow a wide gate voltage swing with low ON-state gate currents of I GS < 10 μA/mm at V GS = 6 V. Both AlGaN-buffer wafers show a more positive threshold voltage (Fig. 4) but a higher ON-state resistance (Fig. 5 ) when compared to the GaN:Fe-buffer wafers. This is due to the lower 2-DEG electron density as originated from the back-barrier effect of the AlGaN buffer [14] . Consequently, the AlGaN back-barrier is also known to shift V th towards the positive in normally-off p-GaN gate transistors [11] . In conformation, the 2-DEG sheet resistance of the AlGaN buffer wafers is with ∼720 /sqr significantly higher than for the GaN:Fe buffer wafers (∼590 /sqr).
A robust processing can be deduced from the low scatter of the dc characteristics of 60 devices spread over the wafers as presented in Fig. 3 . Based on this, a sensitive comparison between the device properties on implanted and nonimplanted n-SiC substrates is possible.
B. Device Breakdown Strength and Vertical Leakage
The device breakdown voltage scaling with d GD up to d GD = 10 μm is 39 and 50 V/μm for the AlGaN-buffer wafers and the GaN:Fe buffer wafers, respectively. GaN material breakdown strength is estimated as ∼300 V/μm but device breakdown strengths of GaN-HEMTs are usually limited to < 100 V/μm gate-drain separation [1] . This is due to a nonuniform field distribution with field peaks at the gate-and drain edges [15] and (Al) GaN material imperfections. Here, the lateral blocking strength of the AlGaN-buffer wafers is less when compared to the GaN:Fe wafers. The back-barrier effect of the AlGaN buffer is intended to keep the electrons confined in the uid GaN channel [14] . If electrons manage to spill over into the AlGaN buffer, they may stay mobile and contribute to an OFF-state leakage current. In contrast, electrons that penetrate into the buffer would get trapped in the GaN:Fe buffer.
The breakdown voltage scaling decreases for d GD ≥ 10 μm for both nonimplanted wafers (Fig. 6) . While there is a clear V Br -saturation for the nonimplanted GaN:Fe wafer, there is still some increase of V Br with d GD for the nonimplanted AlGaN-buffer wafer. The nonimplanted GaN:Fe wafer shows for d GD = 18 μm an abrupt increase in the OFF-state I d at V DS = 520 V (Fig. 7) . At such high V DS , a vertical leakage path between source and drain via the electrically floating and thus self-biasing substrate is established. The median sum of the positive and negative vertical blocking strength for this wafer is 510 V (see Fig. 2 ) and thus close to the maximum device breakdown strength.
For the Ar-implanted GaN:Fe wafer, the sum of the positive and negative vertical breakdown strength is increased to 860 V (Fig. 2) , which again is close to the observed device breakdown strength of 880 V of this wafer (Fig. 7) . In contrast to the nonimplanted GaN:Fe wafer, the vertical leakage current (Fig. 1) at negative bias increases here with a moderate slope for current densities > 30 μA/mm 2 . This is reflected in the also moderate slope of the drain leakage current between V DS = 740-870 V for the Ar-implanted GaN:Fe wafer (Fig. 7) . Again, a clear correlation between the device drain-leakage current and the wafer vertical leakage current is visible.
Similar correlations between the vertical leakage current and the device OFF-state I D can also be found for the nonimplanted and Ar-implanted AlGaN buffer wafers. The median sum of the positive and negative vertical breakdown strength increases by the Ar-implantation from 500 to 850 V and the device breakdown strength from 600 to 700 V. A clear saturation of the device V Br with d GD at ∼500 V as suggested by Fig. 2 was, however, not observed for the nonimplanted AlGaN-buffer wafer. The reason is the lower slope of the vertical leakage current against the voltage for negative bias when compared to the nonimplanted GaN:Fe wafer, see Fig. 1 . In coincidence with the vertical leakage measurements, no hard breakthrough was observed for the nonimplanted AlGaN-buffer device at 1 mA/mm drain leakage current (Fig. 7) . The corresponding vertical current density for 1 mA/mm drain leakage current in the source-and drain pads is 50 mA/mm 2 . This is significantly above the applied maximum current density of the vertical leakage current measurements (Fig. 1) . The vertical isolation of the AlGaN-buffer transistors according to the breakdown strength criterion of 1 mA/mm leakage current is thus larger as suggested by the vertical leakage measurements of Figs. 1 and 2. A clear V Br -saturation at larger d GD is expected also for the nonimplanted AlGaN buffer wafer but 18 μm was the largest available gate drain-distance on these wafers.
If, as suggested, the device OFF-state drain leakage is dominated by the vertical leakage to the substrate and back, the OFF-state gate leakage should not significantly increase when drain leakage increases. This is well demonstrated for all four wafers in Fig. 7 . I D starts to strongly increase above V DS ∼450 V while I G essentially stays constant close to the device break-through.
In summary, the reduced vertical leakage in the Arimplanted samples is in coincidence with the observed increased lateral breakdown strength of the GaN HFETs for d GD > 10 μm. V Br = 880 V was obtained for the Ar-implanted GaN:Fe wafer with d GD = 18 μm. The breakdown voltage scaling factor of 50 V/μm as measured for the nonimplanted GaN:Fe wafer for from d GD ≤ 10 μm could thus get extended by the Ar substrate implantation up to d GD = 18 μm.
C. Substrate Implantation and Device Characteristics
The upper 300 nm of the SiC substrate are rendered isolating by Ar-implantation to reduce the vertical current [7] . A rare gas has been chosen as implant to avoid any chemical p-type or n-type doping that may add additional conductivity paths.
The introduced implantation damage may lead to lattice disorder (transfer of lattice atoms to superstitional sites. etc.) in the upmost crystalline planes at the substrate surface. Epitaxial growth of the (Al) GaN layers would then be hampered and degraded electrical device properties could be expected. The presented comparison of device results on Ar-implanted and nonimplanted substrates demonstrates that nondegraded devices were realized on the Ar-implanted substrates for both, the AlGaN buffer structure and the GaN:Fe buffer structure. OFF-state drain leakage, threshold voltage, sub-threshold slope (Fig. 4) as well as ON-state resistance (Fig. 5) do not show any signs of a modified (Al) GaN semiconductor quality due to the substrate implantation. The observed variations are within the reproduction scatter of epi-growth and processing technology.
The increase in dynamic ON-state resistance after OFF-state drain bias stress (Fig. 8) is a particular sensitive measure of the (Al) GaN buffer quality since the phenomenon of increased dyn. R ON is largely determined by trap states in the buffer [6] . For both wafers, the observed variation is within the reproduction scatter and the measurement accuracy, although slightly higher dyn. R ON values were found for both Ar-implanted wafers.
Comparing the High Resolution X-ray Diffraction (HRXRD) reflection peaks of the buffer for both AlGaNbuffer wafers shows that the broadening of the rockingcurve reflection peak for the (002) plane (sensitive to screw dislocations) and the (302) plane (sensitive to edge dislocations) is of similar magnitude for the Ar-implanted and the nonimplanted substrate, see Fig. 9 . This also indicates no increased dislocation density due to the substrate implantation.
V. CONCLUSION
The device breakdown strength of normally-off p-GaN gate transistors was found to be limited by a vertical leakage path via the conductive n-SiC substrate. Ar-ion implantation of the substrate surface leads to a reduced vertical leakage that translates into an increased blocking strength of the lateral devices. The implantation-induced damage in the SiC crystal was thus still present after Metal-organic vapor phase epitaxy (MOVPE) (Al) GaN growth. No signs of a degraded (Al) GaN epi-layer quality due to the substrate implantation could be found and -apart from the OFF-state drain leakage above 400 V -dc and dynamic device parameter were not changed by the substrate treatment. Substrate implantation is thus beneficial for low-leakage HV GaN devices on n-type SiC substrates. The increased device blocking strength due to the substrate implantation was demonstrated for two different GaN buffer concepts. The GaN:Fe buffer devices have generally demonstrated better performance in terms of blocking strength and low dispersion. Better normally-off properties have been demonstrated with the AlGaN buffer devices.
